5

10

04/23/2001 14:51 FAX 2063426201

Abstract

A method and apparatus for verifying that redundant circuits are truly redundant is provided. Extra circuitry is included within the integrated circuit to test the features of a chip. Without testing of the redundant functions on the circuit, true redundancy of the functions contained on the chip are not known. Tests are conducted through the extra circuitry to determine if the functions within the chip are independently operational. The extra circuitry may also be used to trim the circuitry within the chips. The extra circuitry consists of pins and switches coupled to nodes within the circuit to allow testing of the redundant functional blocks.

